We demonstrate the novel and compact implementation of literal gates with one literal window and two literal windows using only resonant tunneling diodes (RTDs). The proposed circuit consists of only three RTDs and one resistor for one literal window and four RTDs and one resistor for two literal windows, with the configuration of a series-connected RTD pair and a series-connected RTD and a resistor. The operation of the newly proposed literal gate is based on a monostable-to-bistable transition logic element (MOBILE). The RTD pair is used for the MOBILE core circuit and the RTD and resistor pair is used for current modulation. The circuit configuration is markedly reduced compared with conventional literal gates using complementary metal oxide semiconductor (CMOS) or previously reported RTD-based literal gates.
Introduction
Resonant tunneling diodes (RTDs) are one of the promising candidates for future nanoelectronic devices. 1) In recent years, RTD circuits have been widely studied for their ability in achieving high-speed operation, high-functionality with reduced circuit complexity, and low power consumption owing to their ultrahigh-speed switching characteristics and negative differential resistance (NDR) features. A 35 Gbit/s D-flipflop, 2) a 34 GHz static frequency divider, 3) and an 80 Gbit/s optoelectronic D-flipflop, 4) employing a monostabl-to-bistable transition logic element (MOBILE), have been reported. A 32 Gbit/s non-return-tozero D-flipflop 5) employing a current mode logic (CML)-type MOBILE has been reported for the compatibility of the RTD-based circuits with conventional circuits. Multivalued logic (MVL) circuits, utilizing multipeak characteristics of the series-connected RTDs, have also been reported. 6) MVL circuits are expected to reduce circuit complexity compared with conventional binary circuits, because more information can be conveyed using MVL circuits than binary circuits.
In the previously reported MOBILE-based circuits, 2) high electron mobility transistors (HEMTs) or heterojunction bipolar transistors (HBTs) were included to modulate the peak current. Thus, the optimization of both RTDs and HEMTs (or HBTs) characteristics is needed. Also, HEMTs or HBTs need a larger area than RTDs which results in a larger chip size for the overall circuit. 7) To solve this problem, logic circuits using only RTDs have been proposed. [7] [8] [9] For example, the Boolean logic family using four RTDs 7) and two Schottky diodes and three RTDs 8) was proposed and demonstrated.
In this work, on the basis of the previous results, a literal gate, which is one of the fundamental MVL gates, is designed using only RTDs and demonstrated using InPbased RTD technology. The proposed literal gates can be used as the core elements in flash ADCs and in the basic blocks of digital VLSIs. 6) By utilizing the nonlinear foldback current-voltage (I-V) characteristics of RTDs, which are used to implement a clocked XOR function as reported by William et al., 8) the circuit configuration is markedly reduced compared with conventional literal gates using complementary metal oxide semiconductor (CMOS) 10) or previously reported RTD-based literal gates. 6) Also, by utilizing the multipeak characteristics of the series-connected RTDs, a multiliteral window function can be implemented simply in the proposed circuit configuration. In this paper, literal functions with one literal window and two literal windows are discussed to demonstrate the MVL logic application potential of the proposed circuit configuration using only RTDs.
Operation Principle

Literal gate with one literal window
Figure 1(a) shows the circuit configuration of the proposed literal gate with one literal window, which consists of a series-connected RTD pair and a RTD-resistor pair for monostable-to-bistable transition and current modulation, respectively. The operation of the proposed circuits is based on the operation principles of MOBILE.
2) The MOBILE is a rising-edge-triggered logic element, which consists of two series-connected NDR devices. The output voltage is determined by the simple switching law; the smaller the peak current, the earlier the switching from the peak state (the low resistance state) to the valley state (the high resistance state) at the rising edge of the bias voltage. 6 ) To achieve logic functionality, modulation of the peak current is needed according to the input. We use the RTD-resistor pair for the peak current modulation. Figure 1(b) shows the peak current modulation of the input stage [denoted by NDR1 in Fig. 1(a) ] according to the input. The area of the upper RTD (RTD A ) is designed to be smaller than that of the lower RTD (RTD B ), and the sum of the areas of RTD A and RTD C is designed to be larger than the area of RTD B . Literal operation can be obtained by designing the area of RTDs and the resistance of R IN such that the relationship between the peak currents of the upper and lower sides [denoted as NDR1 and NDR2 in Fig. 1(a) , respectively] shown in Fig. 1(c) is satisfied. Figure 1(d) shows the load line diagram of the input stage when the clock is about 2V P (V P is the peak voltage of RTD) when the switching occurs (the origin of the load line diagram is V OUT,SW , which is the output voltage at the moment of switching). I TH is the peak current difference of RTD B and RTD A , and I IN is the current through the input stage that modulates the effective peak current of NDR1. V TH1 is the input voltage when I IN equals to I TH , and V TH2 is the input voltage when I IN equals to the peak current of
, the peak current of NDR1 is smaller than that of NDR2 because I IN is smaller than I TH , and the output voltage becomes low because RTD A switches to the valley state at the rising edge of the bias voltage V CLK . If V TH1 V IN V TH2 , the peak current of NDR1 is larger than that of NDR2 because I IN is larger than I TH . And the output voltage becomes high because RTD B switches to the valley state as V CLK increases. Consequently, the output is high for V TH1 V IN V TH2 and low for V IN < V TH1 or V IN > V TH2 as shown in the bottom figure in Fig. 1(b) . Thus, the proposed circuit functions as a literal gate with two thresholds.
Literal gate with two literal windows
By utilizing the multipeak characteristics of the seriesconnected RTDs, a multiliteral window function can be implemented simply in the proposed circuit configuration. To demonstrate a multiwindow literal function, we designed a literal gate with two literal windows. Figure 2 (a) shows the circuit configuration of the proposed literal gate with two literal windows, which consists of a series-connected RTD pair and a RTD-resistor pair for monostable-to-bistable transition and current modulation, respectively. Literal operation with two literal windows can be obtained by designing the area of RTDs and the resistance of R IN such that the relationship between the peak currents of the upper and lower sides [denoted by NDR1 and NDR2 in Fig. 2(a) , respectively] shown in Fig. 2(b) is satisfied.
Figure 2(c) shows the load line diagram of the input stage when the clock is about 2V P . I TH is the peak current difference of RTD B and RTD A , and I IN is the current through the input stage that modulates the effective peak current of NDR1. V TH1 and V TH3 are the input voltages when I IN equals to I TH . V TH2 is the input voltage when I IN equals to the peak current of RTD C , and V TH4 is the input voltage when I IN equals to the peak current of
, the peak current of NDR1 is smaller than that of NDR2 because I IN is smaller than I TH , and the output voltage becomes low because RTD A switches to the valley state at the rising edge of the bias
, the peak current of NDR1 is larger than that of NDR2 because I IN is larger than I TH , and the output voltage becomes high because RTD B switches to the valley state as V CLK increases. Consequently, the output is high for the bottom figure in Fig. 1(b) . Thus, the proposed circuit functions as a literal gate with two literal windows.
Fabrication
A test circuit was fabricated by our RTD technology on an InP substrate.
11) AlAs/InGaAs/InAs RTD epitaxial layers were grown by MBE. To fabricate designed ICs, the devices were fabricated by conventional optical lithography and a liftoff process. The peak current density of the fabricated RTDs was 112 kA/cm 2 with a good peak-to-valley current ratio of 12 at room temperature, and their peak voltage was about 0.3 V. NiCr resistors with a sheet resistance of 20 / square and SiN x deposited by remote PECVD were used as thin-film resistors and passivation layers, respectively. A three-level interconnect system using a low-k dielectric BCB was used to minimize interconnection delay and to increase circuit density. Figure 3(a) shows the microphotograph of the fabricated literal gate with one literal window. The areas of the RTD A , RTD B , and RTD C are 2 Â 3, 2 Â 4, and 2 Â 3 mm 2 , respectively, and R IN is 50 . Figure 3(b) shows the microphotograph of the fabricated literal gate with two literal windows. The areas of the RTD A , RTD B , RTD C , and RTD D are 2 Â 3, 2 Â 4, 2 Â 3, and 2 Â 4 mm 2 , respectively, and R IN is 50 . 
Measurement Results and Discussion
where V PA , V PB , and V PC are the peak voltages of RTD A , RTD B , and the input stage, respectively, and I PA , I PB , and I PC are the peak currents of RTD A , RTD B , and the input stage, respectively. C A , C B , and C C are the average capacitances of RTD A , RTD B , and the input stage, respectively. The formula gives a value of about 2.5 ps, indicating the high-speed potential of the proposed circuit. From the results of the above investigation, the high-speed operation of the proposed literal gate can also be expected. Table I shows a comparison of the proposed literal gates with previously reported literal gates. The device count and the number of logic stages are lower than those of the previously reported literal gates. The device count of the literal gate with one literal window is reduced by only one compared with that of the RTD/HEMT-based literal gate. However, the proposed circuit has another advantage in terms of chip area. The chip area can be reduced compared with that of the literal gate using the RTD/HEMT-based literal gate with two HEMTs and three series-connected RTDs, 6) because the proposed circuit uses only RTDs and two series-connected RTDs. In addition, the device count is markedly reduced in the literal gate with two literal windows, compared with the previously reported RTD/ HEMT implementation, from 14 to 5 as shown in Table I . However, in spite of various advantages of the proposed literal gates, there use has two critical drawbacks. The first is the hysteresis of the input current, as shown in Fig. 7(a) . The threshold voltage of the proposed literal gate decreases when the input voltage decreases compared with the threshold voltage when the input voltage increases. The threshold voltage shift is proportional to R IN and the area of RTD, as shown in Fig. 7(b) . The simulation shows that the threshold voltage differences are 170 and 270 mV for literal gates with one literal window and two literal windows, respectively. Thus, the literal windows of the proposed literal gates depend on the direction of the input voltage that results in a small design margin. Consequently, R IN and the area of RTD should carefully be designed to minimize the hysteresis effect.
Input/output isolation and input/output voltage matching may cause problems in the multilevel logic operation of the proposed circuit using only two terminal devices. Input/output isolation can be obtained using a multiphase clock scheme utilizing the self-latching characteristics of MOBILE. 13) We have demonstrated the two-stage operation of the MOBILE flip-flop circuit using the same circuit configuration as that of the proposed literal gate with two thresholds up to 12.5 Gbps.
12) Input/output voltage can be matched using RTDs with different peak voltages by using an RTD with a large peak voltage for the MOBILE pair and an RTD with a small peak voltage for the input stage. RTDs with different peak voltages can be fabricated using different layout geometries. To test the possibility of RTDs with different peak voltages, we fabricated two RTDs with different layout geometries. As shown in Fig. 8(a) , RTDs with different peak voltages can be obtained using different layout geometries. Figure 8(b) shows the simulated output voltage V OUT of the literal gate as a function of the bias voltage V CLK using RTDs with different peak voltages. As shown in Fig. 8(b) , we can obtain an input/output voltage level compatibility by oscillating V CLK from 0 to 1.3 V. However, the increased peak voltage increases power consumption. In addition, the peak voltage should be increased more for multiliteral functions which results in a higher power consumption. Thus, further optimization is needed to obtain an input/output voltage level compatibility for low-power operation.
Conclusions
A new literal gate using only three RTDs and one resistor is proposed. By implementing logic gates using only RTDs, circuit complexity can be reduced and fabrication can be simplified. The proposed circuit uses two series-connected RTDs while previously reported RTD-based literal gates with two thresholds require three series-connected RTDs.
6)
The operation of the proposed circuit was successfully confirmed with the chip fabricated by InP-based RTD technology. From the 12.5 Gbit/s operation with an approximately 2.7 mW power dissipation for a MOBILE flip-flop circuit using the same circuit configuration, 12) the high-speed and low-power operation of the proposed literal gate is expected. We also expect that a multiliteral window function will be implemented using the proposed circuit configuration with a reduced circuit complexity and a reduced chip area. In addition to our works, various logic circuits using only RTDs, such as the Boolean logic family 7) and the 100 Gb/s operation of an SMOBILE flip-flop, 9) indicate that logic circuits using only RTDs have great potential for future high-speed VLSI logic applications.
